xeon-F01
«
Previous
|
Images
|
Next
»
Figure 1: A ring bus interconnects the cores, providing access to PCIe through a client interface.
Powered by
eZ Publish™ CMS Open Source Web Content Management
. Copyright © 1999-2014
eZ Systems AS
(except where otherwise noted). All rights reserved.
