Admin Magazine
 
  • News
  •  
  • Articles
  •  
  • Tech Tools
  •  
  • Subscribe
  •  
  • Archive
  •  
  • Whitepapers
  •  
  • Digisub
  •  
  • Write for Us!
  •  
  • Newsletter
  •  
  • Shop
  • DevOps
  • Cloud Computing
  • Virtualization
  • HPC
  • Linux
  • Windows
  • Security
  • Monitoring
  • Databases
  • all Topics...
Search
Login
ADMIN Magazine on Facebook
GooglePlus

Search

Refine your search
Sort order
  • Date
  • Score
Content type
  • Article (Print) (40)
  • Article (18)
Keywords
Creation time
  • Last day
  • Last week
  • Last month
  • Last three months
  • Last year

« Previous 1 2 3 4 5 6 Next »

41%
I/O Profiling at the Block Level
27.08.2014
Home »  HPC  »  Articles  » 
record size, (2) sequential read testing with 1MB record size, and (3) random write and read (4KB). In running these tests, I wanted to see what block layer information ioprof revealed. The system I
41%
Desktop Supercomputers: Past, Present, and Future
17.03.2021
Home »  HPC  »  Articles  » 
of 1,800W (120 × 15 = 1,800), and a 20A circuit has a capability of 2,400W. The US National Electrical Code (NEC) rules and best practices state that the design wattage for typical residents is 80
40%
Tuning I/O Patterns in Python
18.12.2013
Home »  HPC  »  Articles  » 
(One-by-One) 1 #include 2 3 /* Our structure */ 4 struct rec 5 { 6 int x,y,z; 7 float value; 8 }; 9 10 int main() 11 { 12 int counter; 13 struct rec my_record; 14 int counter_limit; 15
40%
The SDFS deduplicating filesystem
03.12.2015
Home »  Archive  »  2015  »  Issue 30: OpenD...  » 
Lead Image © maridav, 123RF.com
: mkfs.sdfs --volume-name=pool3 --volume-capacity=400GB \ --chunk-store-local false --cluster-block-replicas=3 If a DSE fails, the others step in to take its place. However, this replication has
40%
Persistent Memory
14.01.2016
Home »  HPC  »  Articles  » 
the registers and main memory, Level 1 (L1), Level 2 (L2), and even L3 and L4 caches have been added. Typically the L1 cache is part of the processor (each core) and can store more data than the registers
40%
How persistent memory will change computing
03.12.2015
Home »  Archive  »  2015  »  Issue 30: OpenD...  » 
Lead Image © rangizzz, 123RF.com
the registers and main memory, Level 1 (L1), Level 2 (L2), and even L3 and L4 caches have been added. Typically the L1 cache is part of the processor (each core) and can store more data than the registers
40%
Performance testing monitoring solutions
30.11.2025
Home »  Archive  »  2012  »  Issue 07: Xen v...  » 
© Kheng Ho Toh, 123RF.com
machine. On the basis of these hardware conditions, I gradually increased the number of checks, starting with 1,000 checks, then moving up to 1,400, and finally 2,200. Figure 3 shows how Nagios latency
40%
When I/O workloads don't perform
02.08.2021
Home »  Archive  »  2021  »  Issue 64: Bare...  » 
Lead Image © Viacheslav Iakobchuk, 123RF.com
.00 0.00 0.00 0.00 0.00 0.00 0.00 4.37 4.00 0.00 0.00 avg-cpu: %user %nice %system %iowait %steal %idle 0.76 0.00 3.03 1.26 0.00 94.95 Device
40%
Identify malicious traffic with Maltrail
26.03.2025
Home »  Archive  »  2025  »  Issue 86: Data...  » 
Lead Image © Andrea De Martin, 123RF.com
. In this case, the sensor sends messages by the User Datagram Protocol (UDP) to the remote server. For an initial impression of Maltrail, the developers offer an online demo [3]. Maltrail is not particularly
40%
Process, Network, and Disk Metrics
26.02.2014
Home »  HPC  »  Articles  » 
 reqs merged:           3.76/s     Write reqs completed:            2.12/s    Read BW:                     0.01 MB/s  Write BW:                        0.02 MB/s    Avg sector size issued      25.28       Avg

« Previous 1 2 3 4 5 6 Next »

Service

  • Article Code
  • Contact
  • Legal Notice
  • Privacy Policy
  • Glossary
    • Backup Test
© 2026 Linux New Media USA, LLC – Legal Notice