Admin Magazine
 
  • News
  •  
  • Articles
  •  
  • Tech Tools
  •  
  • Subscribe
  •  
  • Archive
  •  
  • Whitepapers
  •  
  • Digisub
  •  
  • Write for Us!
  •  
  • Newsletter
  •  
  • Shop
  • DevOps
  • Cloud Computing
  • Virtualization
  • HPC
  • Linux
  • Windows
  • Security
  • Monitoring
  • Databases
  • all Topics...
Search
Login
ADMIN Magazine on Facebook
GooglePlus

Search

Refine your search
Sort order
  • Date
  • Score
Content type
  • Article (Print) (577)
  • Article (167)
  • News (35)
  • Blog post (4)
Keywords
Creation time
  • Last day
  • Last week
  • Last month
  • Last three months
  • Last year

« Previous 1 ... 27 28 29 30 31 32 33 34 35 36 37 38 39 40 ... 79 Next »

17%
Warewulf 4 – Environment Modules
20.03.2023
Home »  HPC  »  Articles  » 
.exe   QUAD_MPI   FORTRAN90/MPI version   Estimate an integral of f(x) from A to B.   f(x) = 50 / (pi * ( 2500 * x * x + 1 ) )     A        =    0.00000       B        =    10.0000       N        =      9999999
17%
ASCII-based monitoring tools
30.05.2021
Home »  Archive  »  2021  »  Issue 63: Autom...  » 
Lead Image © tele52, 123RF.com
A long time ago, I was a system administrator for a couple of HPC systems, but I also inherited two Hewlett-Packard (HP) N-class servers (mainframes). Along with two WORM storage units, these were
17%
Coming to grips with grep
05.12.2014
Home »  Archive  »  2014  »  Issue 24: Visua...  » 
Lead Image © Andrey Lavrushov, 123RF.com
/home/chris/.cache/software-center/piston-helper/software-center.ubuntu.\ com,api,2.0,applications,en,ubuntu,precise,\ amd64,,bbc2274d6e4a957eb7ea81cf902df9e0: "description": "La revista
17%
Persistent Memory
14.01.2016
Home »  HPC  »  Articles  » 
the registers and main memory, Level 1 (L1), Level 2 (L2), and even L3 and L4 caches have been added. Typically the L1 cache is part of the processor (each core) and can store more data than the registers
17%
How persistent memory will change computing
03.12.2015
Home »  Archive  »  2015  »  Issue 30: OpenD...  » 
Lead Image © rangizzz, 123RF.com
the registers and main memory, Level 1 (L1), Level 2 (L2), and even L3 and L4 caches have been added. Typically the L1 cache is part of the processor (each core) and can store more data than the registers
17%
Desktop Supercomputers: Past, Present, and Future
17.03.2021
Home »  HPC  »  Articles  » 
, offices, and labs are not data centers and have power and cooling limitations. Standard wall sockets in the US are 120V, and common amperage values in the home are 15 and 20A. A 15A circuit has a capability
17%
News for Admins
03.08.2023
Home »  Archive  »  2023  »  Issue 76: Energ...  » 
 
for compliance, defines a networked management interface as "a dedicated device interface that is accessible over network protocols and is meant exclusively for authorized users to perform administrative
17%
Tools that extend Bash scripting
05.12.2016
Home »  Archive  »  2016  »  Issue 36: Autom...  » 
Lead Image © Laschon Maximilian, 123RF.com
tput cup 5 17 # Set reverse mode tput rev echo "M-A-I-N M-E-N_U" tput sgr0 # Write first line of menu tput cup 7 15 echo "1. User" # Write second line of menu tput cup 8 15 echo "2. Service" # Get
17%
Parallel I/O Chases Amdahl Away
12.09.2022
Home »  HPC  »  Articles  » 
for an external application is to write a serial application (one process) that reads the Mfiles  data files into memory and then logically divides it into Nproc  partitions and writes each one to a different file
17%
Nmon: All-Purpose Admin Tool
17.12.2014
Home »  HPC  »  Articles  » 
to see what might be causing the load. Figure 8: Disk stats and top processes. One last option I want to cover is n , for network stats. Figure 9

« Previous 1 ... 27 28 29 30 31 32 33 34 35 36 37 38 39 40 ... 79 Next »

Service

  • Article Code
  • Contact
  • Legal Notice
  • Privacy Policy
  • Glossary
    • Backup Test
© 2025 Linux New Media USA, LLC – Legal Notice